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Abstract
Bandgap Reference Design at the 14-Nanometer FinFET Node
Lucas J. Prilenski
Supervising Professor: Dr. P. R. Mukund
As supply voltages continue to decrease, it becomes harder to ensure that
the voltage drop across a diode-connected BJT is sufficient to conduct
current without sacrificing die area. One such solution to this potential
problem is the diode-connected MOSFET operating in weak inversion. In
addition to conducting appreciable current at voltages significantly lower
than the power supply, the diode-connected MOSFET reduces the total
area for the bandgap implementation. Reference voltage variations across
Monte Carlo perturbations are more pronounced as the variation of process
parameters are exponentially affected in subthreshold conduction. In order
for this proposed solution to be feasible, a design methodology was
introduced to mitigate the effects of process variation. A 14 nm bandgap
reference was created and simulated across Monte Carlo perturbations for
100 runs at nominal supply voltage and 10% variation of the power supply
in either direction. The best case reference voltage was found and used to
verify the proposed resistive network solution. The average temperature
coefficient was measured to be 66.46 ppm◦ C and the voltage adjustment
range was found to be 204.1 mV. The two FinFET subthreshold diodes
consume approximately 2.8% of the area of the BJT diode equivalent.
Utilizing an appropriate process control technique, subthreshold bandgap
references have the potential to overtake traditional BJT-based bandgap
architectures in low-power, limited-area applications.
vi
Commonly Used Symbols and
Abbreviations
BJT Bipolar Junction Transistor
Cox Oxide Capacitance
CLM Channel Length Modulation
CM Current Mirror
CMOS Complementary Metal Oxide Semiconductor
CTAT Complimentary to Absolute Temperature
DVECM Drain Voltage Equalization Current Mirror
DIBL Drain-Induced Barrier Lowering
eV Electron Volts







L Physical Channel Length
µ Mobility
MOSFET Metal Oxide Semiconductor Field-Effect Transistor
φt Thermal Voltage







W Physical Channel Width
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Supply voltages continue to decrease as minimum feature sizes of tran-
sistors scale down. It becomes harder to ensure that the voltage drop across
a diode BJT is sufficient to conduct current without sacrificing die area and
without experiencing the effects of voltage headroom limitations. One such
solution to this problem is the diode-connected MOSFET operating in weak
inversion.
This thesis discusses an implementation of a sub-one-volt bandgap refer-
ence in a 14-nanometer FinFET process. The design was a modified version
of the Banba bandgap circuit [2]. The primary difference was the use of
subthreshold diode-connected FinFET PMOS devices. The familiar PTAT
expression derived for bipolar transistors was also applicable to FinFETs
in the subthreshold regime, as the gate-to-source voltage exhibits an expo-
nential dependence much like a BJT as opposed to the linear-to-squared
dependence when in saturation.
This thesis details the use of MOS diodes within a bandgap reference that
typically used BJT diodes. Chapter 2 provides the necessary background on
2
semiconductor device physics. Chapter 3 introduces the device structure
used in this work, the FinFET. Chapter 4 discusses the error amplifier used
within the bandgap, the design modifications, and how the op amp impacts
the overall design. Chapter 5 provides an overview of how a bandgap ref-
erence operates, explains sizing considerations, and discusses the common
non-idealities of bandgap references. Chapter 6 shows the results of the
14 nm bandgap and compares it to other CMOS bandgaps as well as one
designed by the author at the 45 nm node. Chapter 7 draws important con-
clusions about the results of this work.
3
Chapter 2
Basic Semiconductor Physics Background
A strong foundation in the knowledge of semiconductor device physics is
crucial in analyzing the operation of a bandgap reference. The fundamentals
of device physics can be used to prove that to a first-order approximation,
FinFET devices within weak inversion resemble the BJT device.
2.1 Current Density
There are two main components that comprise the total current in a car-
rier injection device such as a BJT, or in a MOS diode, and they are drift
and diffusion current. Diffusion current is dependent on the gradient of the
doping profile. Equations 2.1 and 2.2 below show the diffusion terms of the


















Drift current has a dependence on electric field: the velocity of the car-
riers is dictated by mobility and the electric field. The drift current density
components for electrons and holes are given by equations 2.4 and 2.5 be-
low.
Jdrift,n = qn(x)µnE (x) (2.4)
Jdrift,p = qp(x)µpE (x) (2.5)
For a carrier-injection device such as a BJT, the diffusion term comprises
most of the total current density, whereas in a field-effect device such as
a MOSFET, typically it is dominated by the drift component due to the
high lateral fields. Operation of a MOSFET in the subthreshold region im-




One of the key parameters dictating the drain current of a MOSFET is the
carrier mobility. There are two main components of mobility. At high tem-
peratures phonon scattering dominates due to lattice vibration as a result
of thermal excitation, and at low temperatures ionized impurity scattering
dominates which occurs when impurity charge exerts an attractive or repul-
sive influence on the carrier within the channel of the device.
2.3 The Abrupt pn Junction Diode
The built-in potential that must be overcome to conduct appreciable cur-










The value of the built-in potential typically ranges from 0.6 to 0.8 electron
volts (eV). As power supplies approach these values, it becomes harder to
keep current mirrors in saturation as the diode requires most of the volt-
age across it to conduct current. One solution that could be implemented
would be to increase the size of the device. However, this is impractical as
it would consume a great deal of space. This is the motivation for investi-
gating diodes with lower potential barriers.
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2.4 Bipolar Junction Transistors
Vertical PNP bipolar junction transistors can be used within a voltage
reference circuit; however the area of the device is very large in order to
obtain a small base resistance. These devices also cannot be cascoded as
a result of the characteristic that the collectors of vertical PNP devices are
grounded.
2.5 MOSFET Device Structure
Figure 2.1 shows a basic CMOS process. P-type substrates are typically
used as they are cheaper to fabricate. NMOS n+ implants for the source and
drain do not require a well because the substrate acts as the well. The body
contact is a p+ implant since a direct metal to low-doped semiconductor
connection will form a non-ohmic Schottky contact. The oxide layer sepa-
rates the gate from the channel, which is defined to be the region between
the source and drain underneath the gate. The PMOS device is similar to the
NMOS device but it must be placed within an n-well due to the p+ source
and drain implants.
7
Figure 2.1: Planar CMOS Cross-section
Figure 2.2 shows the traditional planar CMOS process. It can be seen
that the source and drain are planarized with the gate directly above.
Figure 2.2: Planar CMOS Device Structure
2.6 FinFET Device Structure
The FinFET architecture obtains its name from the fin-like appearance
of the raised source-drain structure, which can be seen in Figure 2.3. The
source-drain channel extends into the vertical plane, which allows for a
higher degree of control over the channel.
8
Figure 2.3: FinFET 3D Device Structure
2.7 Regions of Operation
The three main regions of operation of the metal-oxide-semiconductor
field effect transistor (MOSFET) are subthreshold, linear, and saturation.
2.7.1 Weak Inversion
Subthreshold conduction occurs when the voltage applied across the gate
and source nodes of the device is significantly less than the threshold volt-
age. In this region of operation very little current flows, which is suitable
for low power applications. This region of operation is primarily diffusion-
based.
2.7.2 Moderate Inversion
The second region of operation, the linear region, occurs when the gate-
to-source voltage is only several thermal voltages less than or greater than
the threshold voltage. This region of operation is extremely complex to
9
properly model as not many simplifications can be made to the charge-based
equations governing the current flow within the channel of the device. The
moderate inversion region of operation is a combination of drift and diffu-
sion current.
2.7.3 Strong Inversion
The last, and perhaps most often used region of operation, is strong
inversion-saturation. This occurs when the gate-to-source voltage is sig-
nificantly greater than the thermal voltage and the drain-to-source voltage
exceeds the potential required to saturate the velocity of the carriers within
the channel. Current in the strong inversion region of operation is mainly
from drift current.
2.8 Concluding Remarks
This work makes use of MOSFET devices operating in weak inversion
as the current density is primarily controlled by the diffusion current density
component. This results in MOS devices that operate similarly to BJT de-
vices; there is an exponential relationship between current and controlling
gate voltage. The key difference between these two devices is the fact that
the MOS device does not have a built-in potential that must be overcome




Introduction of the FinFET
3.1 FinFET Device
FinFET devices are categorized as vertical double-gate devices which
can be modeled as two SOI devices with the sources connected and the
drains connected. There are two different configurations: the three-terminal
device in which both gates are connected together and the four-terminal
device where the front gate is used as the controlling gate and the back gate
provides a fixed bias [3]. Shorting the front and back gates together yields
a higher degree of control over the channel whereas biasing the back gate
independently of the front gate allows for threshold voltage adjustments.
The significance of an independent back gate is that it gives a way for back-




Benefits of the FinFET structure include a lower drain-to-source con-
ductance which allows for a much higher output impedance, leading to im-
provements in gain. The subthreshold slope is almost ideal, the body effect
is almost eliminated, there are small parasitic capacitances, and the devices
exhibit very high transconductance [4]. The numerous benefits of FinFET
devices mitigate the short-channel effects (SCEs) that arise from scaling
down the minimum gate length, which promotes the architecture as one of
the most promising technologies.
3.3 Short-Channel Effects
Several short-channel effects which are present in FinFET devices as
well as bulk CMOS devices are channel-length modulation (CLM), drain-
induced barrier lowering (DIBL), punch through, mobility degradation, and
increased subthreshold swing. CLM is more pronounced in short-channel
devices [5]; the electrical length of the channel is effectively reduced as
the length ∆L of the velocity saturation region increases with VDS. This
gives rise to a linear increase in drain current in the saturation region. DIBL
causes variations in threshold voltage and consequentially, the drain cur-
rent [5], due to the impact of the drain voltage control on the inversion
channel. Punch through is an extreme case of CLM or DIBL[5]. It oc-
curs when the depletion regions of the drain and the source become large
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enough that they merge into a single depletion region. This undesirable ef-
fect causes large current variations with slight changes in drain-to-source
potential variations. Punch through is a key factor in determining the lim-
its of the maximum operating voltage of the device [5]. Mobility in the
inversion layer is significantly lower than the bulk mobility [5]. Electrons
towards the surface of the device shield electrons further down in the device
from the roughness of the surface and the strong electric field. Mobility is
lowest at the surface due to mobility degradation in high vertical fields. At
high longitudinal electric fields, the linear approximation between electric
field and velocity no longer holds (the proportionality factor being mobility)
[5]. Eventually the velocity of the electrons saturates at a given value de-
pendent on the material of the device. Lastly, subthreshold swing is defined
to be the change in voltage required to change the magnitude of the drain
current by a factor of ten. As technology scales down, devices tend to leak
more, which degrades the subthreshold swing. It becomes harder to control
the channel, and consequentially, it becomes harder to shut off the device.
3.3.1 Comments on Short-Channel Effects
In double-gate MOSFETs, the gates control the energy barrier between
the source and the drain, which allows for manipulation of the barrier in-
dependently of channel doping concentration [6]. Reducing SCEs without
introducing impurities into the channel will reduce the effects of statistical
13
dopant fluctuations. SCEs cause an increase in subthreshold swing with de-
creasing channel length [6]. Even with a relatively large subthreshold swing,
the devices do not exhibit excessive subthreshold leakage given proper siz-
ing of the fin width. As fin width decreases, the subthreshold swing also
decreases. A low value for subthreshold swing gives better control over the
channel and lower values for subthreshold leakage.
Devices with increasing silicon fin widths exhibit an increase in drain
current [6]. The threshold voltage of the device decreases with increasing
drain-to-source voltage; this effect is DIBL. Creating a silicon fin width that
is slightly less than the length of the channel will reduce the effects of drain-
induced barrier lowering [6]. As gate length decreases, the device threshold
voltage quasi-linearly decreases until a critical gate length value where the
threshold voltage rolls off [6] and begins to rapidly decrease.
Choosing the proper gate work function [6] is essential as control over
the threshold voltage through body doping is not ideal for vertical double-
gate devices because the process is designed to suppress the effects of the
floating body, improve mobility, and reduce the impact of random dopant
fluctuations. Double-gate devices must take care to ensure proper alignment
of the gates to minimize parasitic capacitances and resistances, as well as to
maximize control over the channel [6].
The back gate controls several parameters such as threshold voltage, sub-
threshold swing, and the short-channel effect—DIBL [7]. The front gate of
the device also introduces shifts in subthreshold swing and DIBL due to
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the effects of the transverse electric field. The transverse electric field ap-
proaches zero when the gate-to-source voltages of the front and back gates
are equal.
In the symmetric double-gate device, the high transverse electric field
reduces the impact of DIBL by moving the leakage currents to the front sur-
face rather than the back surface [7] which is typical of a fully depleted SOI
device. When the front gate-to-source voltage is not equal to the back gate-
to-source voltage, the threshold voltage increases, which changes the sub-
threshold characteristics. Choosing gate work functions that are not equal
will also change the transverse electric field and as a result, influence the
SCEs [7]. Decreasing the front gate-to-source voltage tends to increase the
control of the SCEs to the point where they are significantly better than in
the case where the transverse electric field is zero. Decreasing the front
gate-to-source voltage is a viable method for reducing SCEs; however, the
drawback is carrier mobility degradation due to the high transverse field [7]
present and as a consequence, current drive is reduced.
3.4 Derivation of FinFET Drain Current Equations
In an undoped silicon film, the potential of any point in the device is
satisfied by Poisson’s equation [8] given in equation 3.1 below, where V is
15









The ability to calculate surface potential in the channel of a four-terminal
device is crucial, since surface potential dictates the strength of the inversion
layer—the stronger the inversion layer, the more inversion charge is present.
If a lateral electric field is present, more current flows as inversion strength
increases.
A simplification used in deriving the equations for the three modes of
operation was the gradual channel approximation [9]. The source-to-body
voltage is zero and the threshold voltage is constant along the channel of
the device. Using the continuous analytic solution [9], equations for each
region of operation can be derived. That is, by applying the appropriate
boundary conditions, the drain current equation for linear, saturation, and
subthreshold can be realized. Integrating the Poisson equation twice [9]
yields expression 3.2 for the potential in the channel where β is a parameter
derived from a boundary condition.













Pao-Sah’s integral (3.3) can be used to determine the drain current for the
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symmetric double gate device. The bounds of integration reflect the poten-






(−Qi(V )) dV (3.3)
The inversion charge is the total mobile charge per unit gate area within
the channel of the device. The integration starts at the source end of the
channel where typically, the potential is zero and the upper bound of the in-
tegration is at the drain end of the channel which is a VDS potential increase
across the length of the channel. The Pao-Sah integral can be solved for
the subthreshold, linear, and saturation regions of operation. A generalized
equation can be obtained and the appropriate boundary conditions can be
applied for each region of operation in order to determine the drain current
equation for a symmetric double-gate MOSFET.
The drain current expression in saturation is defined by equation 3.4













r is defined as a structural parameter [9] as it only depends upon the physical
parameters of the device such as oxide thickness, silicon film thickness, and






Using the appropriate boundary conditions, the continuous analytic model
[9] was used to derive the drain current expression in the linear region of op-










Similarly, the drain current expression in the subthreshold region of opera-
tion is defined by equation 3.7, where ∆φ is the work function of the top













A very important parameter known as the thermal voltage is denoted by
equation 3.8 below. This quantity is the dominant temperature dependency
for the MOSFET threshold voltage parameter. This term is present in the





For a VDS greater than several thermal voltages, the subthreshold equation
can be approximated by equation 3.9. This allows for simplification of cal-








3.4.1 Comments on Drain Current
One way to improve the performance of the MOS device is to improve
the carrier mobility or the saturation velocity of the channel [10]. Drain cur-
rent positively correlates with carrier mobility, therefore increasing mobility
improves the device current-voltage characteristics. Increasing the satura-
tion velocity increases the applied gate electrode voltage range where the
current linearly increases. Applying a voltage beyond this range is power-
inefficient as the change in current is minimal.
Reducing the thickness of the gate oxide is extremely important as it
reduces the short-channel effects (SCEs) and maximizes charge transport
in the channel with decreasing power supply voltages [10]. As gate oxide
thickness is decreased, there is an increased control over the channel through
the gate electrode. The subthreshold slope parameter is useful as a measure
of device efficiency due to the indirect control over the channel; it is not rel-
evant at the drain and source electrodes. The electrical strength of the inver-
sion layer is determined by three primary capacitances [10]: the depletion
capacitance, the inversion capacitance, and the oxide capacitance. Thus,
minimizing the oxide thickness increases the oxide capacitance which, in
turn, yields an increase in inversion layer strength. A stronger inversion
layer allows for the transport of more charge, as more charge is moved for a
unit time and the drain current increases.
The most common way the double-gate device is used is to switch both
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gates simultaneously (shorted gate configuration). However, biasing the
back gate can be used to shift threshold voltage [10]. Adaptive regulation is
possible by biasing the back gate. This biasing technique may be necessary
in applications sensitive to process shifts. In symmetric double-gate devices
with a channel thickness greater than 5 nm, the two inversion layers are in-
dependent of each other and there are two separate inversion charge peaks
[10]. As the channel thickness is reduced, the two channels begin to merge
into a single channel. Subthreshold slope is near ideal since the two gates
provide better control over the channel, minimizing SCEs.
3.4.2 Comments on FinFET Subthreshold Operation
Subthreshold applications are gaining popularity in areas where low power
is absolutely critical to the operation of the device such as in RFID tags,
hearing aids, and pace-makers. A drawback of subthreshold operation is
that delay is heavily dependent on power supply voltage [11]. Careful con-
sideration is required to ensure the power supply is stable during switching
transitions. Subthreshold operation of the FinFET device is a critical area
of research as the push for low-power circuits often requires devices to be
biased in the subthreshold region of operation. The main challenge lies in
the speed of the device; subthreshold devices are significantly slower [3]
than devices biased in strong inversion since there is less current available
to charge and discharge parasitic capacitances within a circuit.
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Currently, the majority of devices are built for operation in strong inver-
sion [11]. To be used in high-frequency applications, subthreshold devices
would need to be optimized. Retrograde and halo doping are used to sup-
press short-channel effects, specifically drain-induced barrier lowering and
punch through, and to allow for threshold voltage adjustments. These im-
plants may not be necessary as devices operating in subthreshold typically
have low drain-to-source potential drops which in turn reduces the impact
of drain-induced barrier lowering and body punch through. By removing
the retrograde doping and halo doping profiles from the device, there is a
reduced parasitic capacitance at the source and drain ends of the channel.
FinFET fin thickness and gate oxide thicknesses can be optimized to im-
prove speed in subthreshold operation as well as the switching energy of
the device [3]. Gate capacitance is significantly smaller in subthreshold op-
eration compared to operation in strong inversion [11]. This is due to the
gate capacitance being a function of oxide capacitance and depletion capac-
itance whereas, in strong inversion, the gate capacitance is a strong func-
tion of oxide capacitance. Minimizing parasitic capacitances is crucial in
subthreshold design since the low on-current, due to being in subthreshold
conduction, reduces the maximum frequency the device can operate at for a
given bias condition.
It has been proven that long-channel double-gate devices can be used
in subthreshold operation without sacrificing performance [11]. In strong
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inversion, delay is proportional to the square of gate length whereas in sub-
threshold, the delay is a linear function of gate length. Since gate capaci-
tance in a subthreshold double-gate MOSFET is nearly negligible, the delay
is primarily a function of the on-current of the device [11]. Increasing the
gate length does not result in a significant penalty on delay, which allows
for larger gate lengths for better matching purposes. Overall, this leads to a
more robust design. The on-current has a greater variation in short-channel
devices compared to long-channel devices due to SCEs [11]. Therefore, it
is wise to use long-channel devices in subthreshold operation. Double-gate
MOSFETs have improved operating characteristics in subthreshold opera-
tion when compared to traditional planar CMOS devices since double-gate
devices have little to no intrinsic capacitance in subthreshold operation.
Double-gate devices have an extremely thin body between the two gates,
which gives way to a higher degree of control over the channel and reduces
the source and drain p-n junction capacitances [11].
Mismatch is reduced by increasing gate area; however, it was noted that
increasing the number of fingers had a greater impact compared to increas-
ing the number of fins. Decreasing the fin width improved SCEs; typically
the fin width is smaller than the channel length. Mismatch and process vari-
ations were reduced due to the intrinsic channel which minimized random
dopant fluctuations—one of the largest sources of mismatch error in planar
CMOS devices. FinFET technology makes subthreshold operation easier to
implement due to the double-gate structure which improved control over the
22
channel, reducing SCEs.
The analysis of the operation and modeling of the vertical double gate
is critical as it justifies the need for a disruptive process solution. The nu-
merous benefits offered by the vertical double-gate architecture outweigh
the negative aspects associated with the technology shift. SCE suppression
allows for the continuation according to Moore’s law towards a smaller min-
imum gate length while maintaining adequate performance. It is apparent
that vertical double-gate devices, if properly designed, surpass the maximal
performance margins of traditional bulk CMOS devices.
3.5 Process, Temperature, and Voltage Considerations
Monte Carlo analysis is the statistical variation of parameters that have
an impact on the circuit. This is performed to ensure that yield will be high
and that the device being fabricated will work as expected if a high number
of runs meets yield requirements. A significant factor for the subthreshold
bandgap in Monte Carlo simulations is threshold variation. Threshold vari-
ation on the diode-connected PMOS transistors has a significant effect since
the devices operate in the weak inversion region, where the current equation
shows a stronger dependence on threshold voltage. The ideal square law—
which holds in strong inversion and saturation—has a squared dependence
on threshold voltage, whereas in weak inversion, threshold variation has an
exponential influence.
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3.5.1 Comments on Process, Temperature, and Voltage Effects
The variations significantly affecting the performance of the device are
threshold voltage variations, oxide thickness variations, and channel length
variations [3]. In long-channel devices with a subthreshold swing close to
the ideal value of approximately 60mV/decade at room temperature, current
mismatch is primarily due to threshold voltage fluctuations [12]. This im-
plies that the mismatch is independent of gate voltage fluctuations. In short-
channel devices where subthreshold swing is a strong function of channel
length, the threshold voltage fluctuations are not the only component in cur-
rent mismatch [12]; it is also due to fluctuations in the subthreshold swing.
In FinFET devices, the threshold voltage fluctuations are due to random
dopant fluctuations (RDF). The mismatch is minimal in FinFET devices if
properly designed, as the reduced density of dopants in the fin tends to mit-
igate the impact of RDF [12] which traditionally has been the most signifi-
cant source of current mismatch. Other sources of mismatch must be con-
sidered due to the reduced magnitude of RDF [12]. Several other sources of
mismatch would include line-edge roughness (LER) and metal-gate work
function variations.
Typically, the drain current mismatch in the subthreshold region of opera-
tion is calculated by the standard deviation of threshold voltage. This would
not be an accurate measure of drain current mismatch in short-channel Fin-
FET devices since threshold voltage fluctuations are not the only significant
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mismatch component, due to reduced presence of random dopant fluctua-
tions [12]. However, in long-channel FinFET devices, it is a valid assump-
tion that mismatch is a function of threshold voltage fluctuations as it is the
dominant contribution.
The variation in gate length is one of the biggest contributors to process
variations [6], more so than the silicon film thickness, which sets the chan-
nel width. Typically, to improve the performance of the drain current in a
FinFET, a reduced gate length is required [12]. This is a design tradeoff
as reduced gate length increases the prevalence of the SCEs. Increasing the
gate length improved the subthreshold swing—the larger the gate, the closer
to ideal value. The critical length is a function of the FinFET structure. The
fin width has the most significant impact [12] on the critical length. Mini-
mizing fin width is extremely important as it helps control the SCEs and it
reduces the mismatch effects in the subthreshold region of operation. The
critical length of the device [12] was defined to be at a 10% variation from
the idea subthreshold swing. Reducing critical length allows for a smaller
minimum feature size.
In regions of operation where the channel has a significant degree of
inversion, current variations are not as significant [12] compared to the av-
erage drain current. In the subthreshold region of operation, not only is
there an exponential dependence, but the typical average current values are
significantly lower than in the case of moderate or strong inversion. This
implies that the mismatch of drain current between two FinFET devices can
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be very significant, possibly up to one decade apart.
Traditionally, heavily doped polysilicon is used as the gate material [13].
With an intrinsic body, the threshold voltage for an NMOS device is nega-
tive and the threshold voltage for a PMOS device is positive. This results
in depletion mode devices. Power consumption drastically increases since
the devices cannot be turned off. This is solved in planar devices by dop-
ing the channel. While this can be done in FinFET devices, it is beneficial
to change the work function of the gate rather than to implant the channel.
The channel is extremely small and as a result of ion implantation, there is
a pronounced increase in mismatch effects due to random dopant effects.
An intrinsic channel reduces the impact of RDF. The challenge is finding
a suitable metal gate to replace the traditional polysilicon gate. The intrin-
sic channel also gives way to higher mobility as the high channel doping
concentrations degrade the mobility. Carrier mobility is higher in undoped
channels; however, for planar CMOS devices, substrate control of the chan-
nel increases with increasing doping which reduces the effects of DIBL.
This effect is negated by adding the back gate. Manipulation of threshold
voltage by choosing the gate work function is not feasible in planar CMOS
devices due to the significant increase in SCEs.
FinFET structures still abide by Pelgrom’s law, which states that the vari-
ance is inversely proportional to gate area. However, it was determined that
the variation of the effective device width of several parallel minimum width
devices is noticeably smaller compared to a single device of the same total
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width [13]. Therefore, it is wise to increase the number of fingers on a de-
vice rather than to increase the number of fins on a device. Device width is
quantized by the number of fins; more fins increases the channel width.
Threshold voltage significantly increases as body thickness decreases
[13]. As body thickness decreases, the gates become closer together and
there is an increase in control over the channel, which reduces SCEs and
threshold voltage roll-off, which occurs when scaling down the length of
the device. In symmetric double-gate devices with long channels and a thick
body, there are two identical, independent inversion channels formed when
the device is turned on [13]. A quantum well forms between the two gates
once the body thickness significantly decreases. This introduces a potential
barrier that needs to be surpassed, which intuitively explains the increase of
threshold voltage.
Subthreshold swing has a strong dependence on body thickness [13]. As
body thickness decreases, the threshold voltage rises and the channel be-
comes harder to invert. DIBL increases rapidly with increasing body thick-
ness. It was shown that a 20% increase in gate oxide thickness resulted in
an increase of subthreshold leakage of 13% [3]. Using an SOI device as a
model, intuitively this makes sense as the term for subthreshold swing ap-
pears in the gate-to-source voltage term of the subthreshold drain current
equation. The parameter arises as a direct consequence of indirectly con-
trolling the surface potential of the device. As oxide thickness increases,
the subthreshold swing increases due to a decreased control of the gate.
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3.6 Planar CMOS Versus FinFET
As device scaling continues, SCEs become more prevalent, and mea-
sures must be taken to ensure proper device operation for sub-50 nanometer
processes. One process solution emerging as a viable method to suppress
SCEs is the FinFET device. A FinFET is a symmetric vertical double-gate
device which is a drastic shift from the traditional planar CMOS devices.
New equations were developed to accurately model the drain current in the
subthreshold, linear, and saturated modes of operation. Sensitivity to statis-
tical variation of device parameters across process, temperature, and volt-
age fluctuations is not as significant in FinFET processes when compared
to bulk CMOS processes. Furthermore, vertical double-gate devices offer
significant improvement in low-power applications, specifically within sub-
threshold operation.
The push towards non-traditional architectures such as FinFETs and other
multiple independent gate devices is due to the desire to continue scaling
as predicted by Moore’s Law. Reducing the minimum gate length below
50 nanometers requires great care to minimize undesirable SCEs. Certain
limitations that prevent planar CMOS technology from scaling below 50
nanometers are quantum tunneling through the thin gate oxide, quantum
tunneling from source to drain and drain to body, as well as doping den-
sity issues to control threshold voltages [10]. The FinFET was carefully




As the operational amplifier block within a bandgap is a crucial com-
ponent, careful consideration was required in selecting the optimal topol-
ogy. Several different amplifier and output stage topologies were examined
for use in the bandgap and there were several key metrics that were con-
sidered when selecting the proper amplifier such as input common-mode
range, gain, stability, and voltage headroom.
4.1 Amplifier Considerations
Figure 4.1: Amplifier Block Diagram
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4.1.1 Output Stages
Figure 4.2 shows the typical implementation of a class A output stage.
This implementation was used in the final design of the error amplifier. The
benefits of this topology include simplicity and reduced voltage headroom
requirements. The disadvantages of the class A output structure imple-
mented were higher power dissipation and low gain; devices could not be
cascoded due to voltage headroom limitations.
Figure 4.2: Class A Output
4.1.2 ICMR
The input common-mode range (ICMR) of the amplifier is an important
parameter to keep in mind. If the common mode voltage is set near the
limits of the ICMR, there is a high possibility that dropouts may occur if
the transistors of the error amplifier fall out of saturation. A dropout is the
condition where the reference voltage significantly falls below the average
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reference voltage value. This occurred at low temperatures. At high temper-
atures, the higher order effects of the temperature coefficient become more
prevalent and if not properly managed, increased quite rapidly—this was
more pronounced with longer channels in the current mirror devices.
4.1.3 Effective Load Simulations
When designing the various blocks of the bandgap reference, it is impor-
tant to simulate with an equivalent load. In the case of the error amplifier,
the block was simulated with three PMOS capacitors and an NMOS device.
The PMOS devices were sized the same as the current mirrors within the
bandgap, and the NMOS device was sized the same as the start-up transis-
tor to replicate the load. The devices M1, M4, M5, and M14 in Figure 4.3
correspond to the devices in Figure 5.17. In the ideal simulation, the bias
node was set using an ideal voltage source. In the non-ideal simulations, the
amplifier was simulated within the bandgap using stability (stb) analysis to
break the feedback loop.
Figure 4.3: Effective Load Simulation
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4.1.4 Gain
High DC gain for the operational amplifier is desirable for reducing the
effects of power supply transients as well as to ensure that the output ref-
erence voltage of the bandgap design does not have significant temperature
coefficient (TC) nonlinearities. The gain of the operational amplifier aids
in reducing the variation of the reference voltage due to power supply vari-
ation, that is the gain of the amplifier improves the power supply rejection
(PSR).
4.1.5 Stability
Stability is an important parameter to check using transient analysis. As
there are many feedback loops, it is entirely possible the bandgap may be-
come unstable if a large enough compensation capacitor is not present for
multi-stage amplifiers, which are almost always required due to the low in-
trinsic gain of the aggressive sub-micron process [14].
4.2 Current Design Limitations
As minimum gate lengths continue to scale down there are two major de-
sign limitations, amplifier non-idealities and voltage headroom limitations.
Amplifier non-idealities include finite gain, finite bandwidth, CLM, and out-
put range limitations.
The impact of finite gain in the error amplifier can be derived using basic
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circuit analysis. The following steps show the analysis of an error amplifier
within a Brokaw cell bandgap. The schematic and derivation of the Brokaw
cell can be found in Appendix C.
Figure 4.4: Brokaw Cell Schematic
VC1 − VC2 = ∆VC (4.1)
µ∆VC = VBG (4.2)





The equation above shows the impact of finite gain in the error amplifier.
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As the open loop gain decreases, the mismatch in voltage at the collectors
of the BJTs increases. This gives way to an unequal current between the
two branches. This mismatch in current manifests itself in the ∆VBE com-
ponent. Thus, the impact of finite gain is an increase or a decrease in the the
∆VBE component.
The impact of finite unity gain bandwidth relates to stability. The bandgap
reference could potentially become unstable due to finite unity gain band-
width and injected noise. Even though the bandgap is a DC circuit, it will be
connected to other circuits where AC capacitive coupling may be present,
introducing noise on the bandgap voltage reference. Additionally, low band-
width lengthens the start-up time for the circuit, increases settling times, and
degrades PSR at high frequency.
CLM is undesirable in op-amp design because it degrades the intrinsic
gain of the device. In strong inversion-saturation, the inverse of the slope is
the resistance of the channel which is related to the Early Voltage. As CLM
effects become more pronounced, the drain-to-source resistance decreases
which in turn decreases the gain of the device. Additionally, CLM nega-
tively impacts the matching of current mirrors. The effects of CLM can be
reduced by increasing the physical gate length of the device.
If the output range of the error amplifier is not sufficient, it is possible that
across certain corners, the amplifier will fail to provide the correct voltage
to the PMOS current mirrors M1, M2, and M3, which is shown in figure
5.2. This would result in drastic temperature variations. Therefore, it must
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be ensured that the amplifier range falls within the range of gate voltages
required for all corner and Monte Carlo variations.
Voltage headroom limitations due to sub 1-V power supplies eliminate
many of the options available for the reduction of these non-idealities. Typ-
ically cascoding would be implemented in a bandgap design however; this
is not feasible in sub 1-V power supplies.
4.3 Solutions to Limitations
There are several different solutions that are typically used in low-voltage,
low-power designs. MOS-based diode rail-to-rail output stages can be im-
plemented in processes with limited voltage headroom. Additionally, helper
devices can be added to the op-amp to ensure that it remains in saturation at
the worst case corners.
4.3.1 Offset
In the basic differential amplifier with an active load, the diode load in-
troduces an imbalance of currents. Therefore, there will always be a sys-
tematic offset present. Offset can be reduced by using a fully differential
amplifier with a common-mode feedback network (CMFB) to bias the con-
nected gates of the first stage active load. Reducing input offset reduces the
nonlinearities in the reference voltage temperature coefficient.
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4.3.2 Robustness Techniques
Helper devices can be implemented to ensure devices remain in satura-
tion when supply voltages are low. Figure 4.5 details one such method. M3a
and M4a can be added to sink current, ensuring that the differential input
remains in saturation across all corners.
Figure 4.5: Differential Input Helper Transistors
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4.3.3 Output Stages
Figure 4.6: Monticelli Bias Schematic [1]
The Monticelli Bias structure in figure 4.6 is a class AB output stage used
for low power and rail-to-rail output applications [1]. This can be placed
within a folded cascode, but it is wise to insert the structure in both branches
of the folded cascode to ensure that the currents in the two branches are
symmetric. This is important to minimize offset. Vin provides a voltage
input by the use of a common source device however; it is common to place
the M3 and M4 diode in series within the branch of the cascode structure.
This diode implementation is preferable in low-power applications as the
voltage drop required is only Vov.
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4.4 Implemented Error Amplifier Design
A simple amplifier, shown in figure 4.7, with a helper device was chosen.
The helper device was necessary due to the supply voltage limitations. The
implementation of the helper device, M8, in the error amplifier was similar
to the helper transistors, M3a and M4a, in Figure 4.5. Both configurations
attempt to keep the differential input in saturation. The basic differential
amplifier topology was selected due to voltage headroom considerations.
Figure 4.7: Two Stage Op-Amp Schematic With Helper Device
The helper device is typically off, or sourcing little current. Once a
dropout occurs, the gate voltage of the PMOS device decreases, which in-
creases the overdrive of the helper device, sourcing more current, forcing
the bandgap back into the proper state. The dropout issue was found to
occur as a result of the differential input VSD of M1 and M2 falling below
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the saturation voltage. The VGS of M3 increased as temperature decreased,
which pushes the input pair out of saturation. M8 can also be seen as raising
the VS of the input pair by clamping to VDD in order to increase the input
pair VSD. Before adding the device, over 50 Monte Carlo runs failed; af-
terwards every run passed at the expense of a 3 dB increase in PSR. The
analysis of the helper device can be found in Appendix E.
Low threshold voltage devices were substituted for the PMOS differen-
tial pair to ensure the devices remain in saturation. Non-minimum length
PMOS differential input devices were used because at low temperatures,
the VSD dropped significantly, which causes the device to leave saturation
resulting in poor output reference performance due to the degradation of
output resistance. Wide devices for the PMOS source coupled pair ensured
that the DC gain requirements were met across corners and Monte Carlo
Analysis. Long devices were realized for the differential and output stage
current sources due to the fact that long devices were required to keep the
current sources in the saturation region. The tradeoff for increasing the
length of the current source devices appeared at high temperatures, particu-
larly past 100 ◦C. The reference voltage temperature coefficient significantly
increased due to the error amplifier active load diode falling below satura-
tion conditions due to increased headroom requirements.
For stability purposes, source-drain shorted capacitors were used, which
have very little capacitance, but can be used in compensation networks,
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start-up circuits, and as bypass capacitors in circuits such as current mir-
rors. The benefit of this is vast savings in area. These capacitors can easily




The design of a bandgap reference requires careful consideration of sev-
eral parameters. The primary objective is to create an output reference
voltage that ideally does not change with temperature. In addition to a
temperature-insensitive output, there are other considerations as well, such
as die area, power dissipation, device mismatch, and ease of trimming [15].
Figure 5.1: Temperature Dependency Superposition
The bandgap reference sums a proportional-to-absolute-temperature (PTAT)
and complimentary-to-absolute-temperature (CTAT) temperature component
together to create a temperature-insensitive reference, which is a zero-to-
absolute-temperature reference (ZTAT).
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Figure 5.2: Implemented 14 nm Bandgap Reference
Figure 5.2 shows the final implementation of the bandgap designed in the
14 nanometer FinFET technology for this thesis. By summing a PTAT com-
ponent and a CTAT component together, a temperature-insensitive output
current was mirrored through the M1-M3 PMOS current mirror network.
The M3 current creates a potential drop across R4, generating the output
reference voltage of the bandgap. R1 is used to set the quiescent current of
the bandgap and generate the PTAT dependency and R2 and R3 are used to
adjust the temperature coefficient of the output reference.
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5.1 Simulation to Calculate ∂VSG∂T
The temperature dependence, ∂VSG∂T , varies from process to process. It
is important to simulate the temperature coefficient for use within the the-
oretical calculations to arrive at the optimal resistor ratios in the bandgap
circuit. Figure 5.3 shows the typical method used to simulate the diode TC.
The current flowing through the diode should be approximately what is ex-
pected for the diode in the bandgap implementation as the TC does have a
dependence on the DC operating point.
Figure 5.3: MOS Diode Voltage Temperature Coefficient Simulation
5.2 Headroom Issues in Cascoded Current Mirrors
Using the ideal square law for planar CMOS devices, an expression for
the gate bias voltage in a cascoded current mirror (Figure 5.4) was derived
to gain a better understanding of the impact of VOV and the aspect ratio.
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Assuming equal currents and aspect ratios for M1 and M3,








Taking overdrive voltage into consideration, a smaller aspect ratio is pre-
ferred because the device will be biased well into saturation, where minor
changes in overdrive voltage do not have as significant of an impact on the
output of the current mirror. Overdrive, Vov, is the difference between the
applied gate-to-source voltage and the threshold voltage.
VOV = VGS − VT (5.7)
Therefore, to reduce the VG1 needed to bias the current mirror devices
in saturation, the aspect ratios of M1 and M3 need to be relatively large
to minimize the overdrive voltage. However, a large overdrive voltage is
desired as it reduces the impact of small gate voltage fluctuations on the
drain current. The design tradeoff is variability for voltage headroom.
Increasing the output impedance through increasing the lengths of the de-
vices reduces the effects of CLM and also provides benefits for the physical
design with regards to matching. Furthermore, the increased impedance of
the cascode structure provides benefits to the bandgap PSR since the output
resistance is significantly improved. Equation 5.8 shows the approximate
resistance of the cascode structure.
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rout ≈ ro(1 + gmro) (5.8)
Unfortunately, in sub 1-volt supplies, cascoding is not usually a viable
method to employ, which can be seen from 5.6. The minimum required
gate voltage occurs when the aspect ratio approaches infinity. This is still
two threshold voltages, which consumes a significant portion of the voltage
headroom. For this reason, cascoded current mirrors were not used in this
work.
5.3 Sizing Simple Current Mirrors
The simple current mirror was used in the bandgap reference imple-
mented because minimum voltage headroom requirements were difficult to
meet with a cascoded structure. Equation 5.9 below governs the necessary
aspect ratio of the devices for a simple current mirror, assuming that the
reference current and the overdrive voltage desired are known. This is a









It is important to consider VG because the voltage cannot go below the
negative supply rail. The current mirror must be sized such that the steady
state operating point is satisfied by the error amplifier output voltage range
for all corners and Monte Carlo cases.
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Figure 5.5: Simple Current Mirror Schematic
5.4 Temperature Dependency
The temperature coefficient is defined by equation 5.10 below; it is a







All devices have temperature effects associated with them. The most
commonly used devices are resistors and transistors.
5.4.1 Temperature Dependence of Resistors
It is typical that metal resistors have a significant temperature depen-
dence and a very low resistance. P+ polysilicon doped resistors tend to
have the lowest dependence on temperature and have moderate values of
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sheet resistance. Due to these desirable characteristics of P+ doped polysil-
icon, it is commonly used in a low temperature coefficient design, such as
in a bandgap reference. Well resistors have a higher temperature depen-
dence when compared to polysilicon resistors. However, well resistors usu-
ally have smaller process variations compared to polysilicon resistors due
to higher density.
5.4.2 Temperature Dependence of Field Effect Transistors
There are several different physical parameters of the MOSFET that have
an impact on the operation of the device. These parameters are oxide thick-
ness, effective channel length, effective channel width, threshold voltage,
mobility, and substrate doping. All of these parameters also have a direct
impact on the temperature dependence of the MOSFET device.
5.4.3 PTAT Generation
The difference between gate-to-source voltages of two MOS diodes with
different current densities is PTAT and exhibits an approximately linear re-
lationship with respect to temperature. This derivation of the differential
VGS relationship is shown in Appendix B. This relationship is identical to
the BJT diode relationship.
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5.4.4 CTAT Generation
The CTAT component is generated from the diode. Two different diodes
can be created for a bandgap reference. The traditional implementation uses
a BJT. The base and collector are shorted together and with a high value of
current gain, an insignificant amount of current flows through the base [15].
The second method that can be used to create a diode is to short the gate and
drain of a MOSFET. However, in a bandgap reference where subthreshold
operation is required to reduce the nonlinearities in the CTAT coefficient,
there is a significant dependence on current flowing through the device on
the gate-to-source voltage—this leads to increased variation in reference
voltage.
5.5 Device Sizing Considerations
In an effort to reduce mismatch, many devices were placed in parallel
and self-cascoded. Current mirror devices were sized to ensure that the de-
vices remained in saturation for all corners and Monte Carlo cases. It was
noted that undersizing the current mirror significantly increased the num-
ber of dropouts due to the fact that devices required more voltage to remain
in saturation. The current flowing in the output branch of the circuit ap-
proached zero as the MOSFET approached the cut-off region. MOSFETs
with large gate lengths exhibited more gate leakage, which adversely im-
pacted bandgap performance.
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5.6 Drain Voltage Equalization Current Mirror Bandgap
Figure 5.6: Beta Bandgap Reference Schematic
In the standard implementation of a drain voltage equalization current
mirror bandgap, a diode is used in series with R2 to reduce power dissi-
pation, reduce the effects of CLM, and decrease the passive resistor area;
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however, this reduces the voltage headroom of the bandgap.
Referring to the beta-multiplier bandgap in Figure 5.6, the derivation of
output reference voltage and quiescent branch current are straightforward.
Vm = VSG4 (5.11)
Vp = VSG5 + IR1 (5.12)
With a high enough error amplifier gain, the positive and negative nodes of
the amplifier are equal.
VSG4 = VSG5 + IR1 (5.13)
VSG4 − VSG5 = IR1 (5.14)
∆VSG = IR1 (5.15)
Provided that the MOSFETs are running in weak inversion, as shown in
Appendix B.









φtln(N) + VSG6 (5.19)
Furthermore, differentiating the reference voltage and equating the slope
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to zero should be done to determine the resistor ratio required to ensure the





























∂T is a known quantity,
∂VSG6
∂T can be experimentally determined, R1 is
found by assuming a current to meet power specifications, and R2 is found
by using the ratio derived above.
The resistor in series with the larger diode can be adjusted to control the
current flow in the circuit. Larger values of resistance reduce the quiescent
current while lower values of resistance increase the quiescent current of
this circuit due to Ohm’s law.
The error amplifier ensures that the drain voltages of the current mirror
are identical and that the current flowing in either branch is also identical.
Finite error amplifier gain will result in inaccuracies in mirrored drain cur-
rent due to CLM effects. The ∆VSG component may not be adequately
forced across R1 which would result in non-linearities in the TC.
It is important to ensure that the error amplifier used has low input-
referred offset and a high PSRR as these two terms have a significant impact
on the error of the output reference voltage. The operational amplifier can
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be biased using a constant transconductance bootstrapped bias network to
ensure line variations do not significantly impact the loop-gain of the am-
plifier. Alternatively, using a PMOS differential pair, the PMOS current
source can be biased off of the current mirrors within the bandgap refer-
ence. Input-referred offset is typically attributed to the differential input
pair as the offset is gained up throughout the signal path of the circuit. The
most common reasons as to why input offset is non-zero is due to CLM and
mismatched input devices. In other words, the current flowing in the two
branches of the symmetric differential pair is not exactly equal.
Minimum supply voltage imposes limitations on the minimum voltage
headroom needed by the current mirrors to operate in strong inversion-
saturation. If the current mirrors are not operating in strong inversion-
saturation, there will be errors in the mirrored output current. Typically,
the drain to source voltage of the current mirrors must be greater than the
overdrive voltage of the device to remain in saturation. The drain-to-source
voltage of the PMOS diodes must be greater than several thermal voltages to
ensure the device is saturated in subthreshold conduction for the subthresh-
old drain current approximation to hold.
Another bootstrap biasing technique that can be used, which has a low
TC and low variability with respect to the power supply, is a resistive divider
inverter-clamp network connected to the PMOS CM gates. The resistive
divider will bias the current mirror of the error amplifier. The main two
drawbacks to this topology are increased silicon area and slow response
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time, which is why it was not implemented in the final design.
The addition of a unity gain buffer on the output of the bandgap can
alleviate the effects of loading the bandgap. The TC and input offset of the
output buffer will introduce further error into the output reference voltage.
There are three main considerations when sizing devices within a bandgap
voltage reference. Sizing devices with the objective to minimize power and
area, optimization of device sizes to minimize mismatch and process vari-
ations, and sizing the diodes and resistors to achieve a zero-to-absolute-
temperature (ZTAT) TC.
R1 sets the current for each of the branches. The sizes of the current
mirror devices do not set the current, if properly sized. Therefore, the aspect
ratios of the current mirror devices should be made small enough that the
current mirror is in strong inversion-saturation for the worse case corner or
Monte Carlo run. Similarly, the PMOS diodes do not dictate the current if
sized properly. The larger the device is, the further into subthreshold the
diodes will operate. It is important to appropriately size the diode because
the second diode is N times larger. If the devices are extremely wide, the
gate-to-source voltage across them will decrease, but the current will still be
set by the resistor.
It is important to increase output impedance of the current mirrors be-
cause it alleviates the effects of CLM. Additionally, it also increases the
PSR of the voltage reference. Relating to the traditional cascoded current
mirror, the aspect ratio of the bottom NMOS diode should be made large to
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minimize the overdrive voltage. However, a large overdrive voltage is often
desirable as it reduces the impact of small gate voltage fluctuations on the
drain current. The reason as to why a small overdrive voltage is desirable in
this low power design is due to the fact that it reduces the minimum output
voltage to keep all devices in saturation and functioning properly as current
mirrors.
Figure 5.7: Bootstrapped Widlar Current Source
M5 and M6 function as MOS bypass capacitors and R1 sets the bias cur-
rent in the Widlar Current source. The top PMOS current mirror provides
the reference current for the NMOS current mirror, and the NMOS current
mirror provides the reference current for the PMOS current mirror. This is
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known as a bootstrapped current source. The bootstrapped Widlar current
source needs an external start-up mechanism to work properly. The circuit
is metastable. It will eventually start up due to leakage currents however,
it will take much too long to reach the correct operating state. In a boot-
strapped circuit, the correct diode connection is in the path where the loop
gain is less than unity, as both paths have positive loop gains and will only
be stable if the loop gain is less than unity.
Figure 5.8: Inverter Based Start-Up
The first option for a start up is the inverter based start up as seen in Fig-
ure 5.8, the circuit injects current when the bandgap is in the incorrect oper-
ating state, and the start up shuts off once the correct state has been reached.
The inverter trip point must be sized such that the circuit adequately turns
off for the steady state VG.
The second start-up option, seen in Figure 5.9 makes use of SCEs specifically—
leakage currents. The leakage currents generated by the diodes will accel-
erate the start-up. A faster start-up time will require larger devices due to
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reduced equivalent resistance to AC ground, which impacts the RC time
constant. Each node in the current reference needs to be charged up. The
drawback to this method is that static power consumption can increase sig-
nificantly in low power systems.
Figure 5.9: Leakage Start-Up Method
Figure 5.10: Dynamic Start-Up Circuit
Option three is a dynamic clamp start-up circuit as shown in Figure 5.10.
The PMOS capacitor, M2, prevents current flow through M1. Initially, the
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charge in the capacitor is zero according the capacitor-voltage relationship.
Therefore, the gate ofM3 is at the positive supply voltage and the two nodes
in the current bias network are clamped by M3. Current begins to flow and
the second equilibrium point is reached. At that point, M1 is on and the gate
of M3 is at zero, effectively shutting off the start-up when it is no longer
needed. This dynamic start-up does not dissipate a significant amount of
static power. The capacitance should be made smaller, or the two NMOS
devices larger to decrease the start-up time.
5.7 Sensitivity Issues
Within the drain voltage equalization current mirror bandgap, R2R1 is a
ratio, which tends to be more stable with process and mismatch variation
compared to individual device variations. R2R1φtln(N) does not vary much
across process or mismatch, whereas VSG6 in figure 5.6 will change sig-
nificantly across process and mismatch variation due to subthreshold diode
sensitivities. Therefore, the percent variation with respect to the mean can
be reduced by increasing the average value of the first term in the reference
voltage equation given by equation 5.19.
The beta multiplier bandgap reference is a good starting point for a de-
sign; however, the diode load on the output stage increases the minimum
voltage needed for proper operation. This design would not be feasible with
a sub-one-volt supply without modifications.
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5.8 Modified FinFET Drain Voltage Equalization CM Bandgap
Figure 5.11: 14 nm Bandgap Reference with an Internally Biased Amplifier
Initially, when the bandgap reference was simulated, extreme variation
of the output reference voltage was experienced. This was due to voltage
headroom issues. Looking at the VDD vs VREF curve, it was apparent that
for the nominal supply voltage, it was operating in the region of the curve
where the slope was steepest. In other words, the minimum voltage require-
ments were not met to ensure all devices were operating properly.
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Dropouts occurred as a result of the insufficient voltage overhead. It
is important to reduce the minimum operating supply voltage as much as
possible if the design is to be compatible with sub-one-volt supplies. With
large overdrive voltages, the voltage variations are minimized but the volt-
age overhead increases. By increasing the aspect ratio of select devices,
their overdrives can be reduced and as a result, the minimum operating sup-
ply voltage will be reduced.
In the modified Bohannon reference [2], R2 and R3 are used to tune the
temperature coefficient, R1 is used to set the reference current, and R4 aids
in setting the reference voltage. Derivations for the resistor ratios can be
seen in Appendix A.
Minimum operating voltage of the bandgap is very important in low
power systems where the nominal supply voltage is often less than one volt.
At low supply voltage, the op amp will have low gain, and there will be er-
rors with ∆VSG and the TC. Looking at the equations derived, it shows that
the overdrive voltage of the current mirror has a significant impact on the
minimum operating voltage of the circuit. Additionally, the diode also has a
significant impact on this operating point, which was why low threshold de-
vices were considered in this work. Appendix B proves that MOS diodes in
weak inversion operate within a bandgap similarly to traditional BJT diodes.
The BJT would not work because the minimum base-to-emitter voltage of
the BJT, for a given current, is much larger than that of the minimum re-
quired gate-to-source voltage of the MOSFET. The gate-to-source voltage
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of the PMOS diode can be reduced, assuming a fixed aspect ratio. The other
handle on the drain current equation is the drain current. By reducing the
drain current, in order to satisfy the equation, the gate-to-source voltage
must also decrease. By reducing the drain current, the minimum operating
voltage will be reduced as well, which is beneficial for voltage headroom
and power, but the impact of noise and variation is more apparent.
The diode in the active load of the error amplifier is important to take
into consideration as well. The overdrive voltage of the diode must be low,
to reduce the minimum operating supply voltage where the amplifier func-
tions properly. Increasing the gain of the error amplifier flattens out and
reduces the total variation of the VDD versus Vref curves. The vertical shift
of the curve for different power supply voltages is related to the PSRR of
the circuit. The current mirror can be self-cascoded to increase the output
resistance, which will improve PSR.
CLM is present in this design because the drains of M1 and M2 are at a
different voltage compared to the drain of M3. The bandgap was intention-
ally designed this way. Voltage headroom was determined to be more im-
portant than the error introduced into the TC. By removing the output diode,
voltage headroom significantly improved and the majority of dropouts were
fixed.
By implementing a MOS bandgap using subthreshold diodes, a low TC
can be obtained while maintaining low power and reduced area. The cost
associated with this is increased variability of the reference voltage due to
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the subthreshold diodes. However, this can be mitigated by using resistive
trimming networks, weighted current mirror trimming networks, and diode
trimming networks.
The purpose of Monte Carlo analysis is to find the worst-case variation
from the nominal reference voltage. This is important for determining if the
system meets specifications and if it does not, it will aid in determining the
number of bits required for trimming. Likewise, it is also used to find the
worst case TC that can be trimmed equal to or lower than a certain specified
TC.
The complete schematic including the error amplifier, start-up network,
and bandgap can be seen in Figure 5.17.
5.9 DC Biasing Considerations
Two different bias mechanisms were considered for the amplifier, one bi-
ased off of the current mirrors in the bandgap, and one biased independently
of the bandgap bias network. The bias network of the operational amplifier
was designed to provide the necessary gate voltages to the current sources
to ensure proper operation of the amplifier across corners and Monte Carlo
analysis. A threshold reference was considered for the bias network. The
NMOS device used to create the threshold voltage bias had a large aspect
ratio to minimize the overdrive voltage, ensuring the bias voltage was placed
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as close to the threshold voltage of the device as possible. The principle be-
hind the threshold reference is that the output current is set by the ratio of the
threshold of an NMOS transistor and the resistor at the gate of that NMOS
device. With this, a fairly stable output current can be realized. Ultimately,
the amplifier was biased off of the bandgap due to improved performance
(no dropouts, improved PSR, and reduced area).
5.10 Resistive Trimming Networks
It is typical to perform Monte Carlo analysis to determine the total vari-
ation of the bandgap reference voltage in order to decide if trimming the
output voltage is necessary. If the output variation exceeds the tolerable
limit, methods must be used to shift the reference voltage to the appropriate
value.
A trimming network was considered due to the fact that planar CMOS
and FinFET devices have significant threshold variations in subthreshold
conduction. One way to mitigate this was to introduce combinations of par-
allel resistors to trim the output to a specific voltage by tying the gates high
or low. With regards to the resistor trimming network, the output resistive
network does not have a significant impact on the temperature coefficient.
The resistors need to be optimized to reduce area and to be able to trim a
wide range of reference voltages. Six resistors were used in this bandgap
trim network; however, that may not be ideal due to area considerations. In
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theory this circuit will be able to eliminate that variation, converging to a
minimum value.
Binary-weighted PMOS devices could be used as a different trim method.
MOS switches were used to switch the devices on or off. The results were
similar to the resistive trim; however, the advantage of this method was a
drastic reduction in area and an increased voltage headroom.
When using a MOSFET as a switch in a trimming network, it is important
to make the devices large to ensure that the drain-to-source voltage drop is
negligible during proper circuit operation.
Figure 5.12: Series Trim Network Schematic
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Figure 5.13: Parallel Trim Network Schematic
Figure 5.14: Effective Trim Network Schematic
Resistive trimming networks are designed to adjust the output reference
voltage to the correct reference value. Diode trimming networks could also
be employed. A diode trimming network focuses on reducing the overall
temperature coefficient. Mismatch between the two diodes introduces TC
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error in the output reference voltage, and this can be corrected with careful
trimming.
The series trim network of Figure 5.12 only allows for shifting the ref-
erence up, the parallel trim network of Figure 5.13 only allows for shifting
the reference down, and the effective network of Figure 5.14 provides the
capability of shifting in both directions.
5.11 Applications
Figure 5.15: Precision Current Reference
One application of the bandgap reference would be the precision current
source. The output current in Figure 5.15 is a function of the load resis-
tor, device aspect ratio, and the bandgap voltage. With an external resistor,
or a carefully trimmed resistor, the reference current will be very close to
the desired value and would have temperature-insensitive properties. This
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could be extended to a binary-weighted trimmed network current source to
allow for tuning of the output current for high precision applications. The
reference could also be used within an analog-to-digital converter (ADC) or
a phase-locked loop (PLL).
5.12 Matching
Mismatch also has a significant effect on the output reference voltage.
Mismatch and process variations in the middle current branch of the bandgap
cause the most significant variation in current, due to the fact that the branch
sets the output current and thus the output reference voltage. Mismatch be-
tween the two diodes causes a difference in VSG required to equalize the
current differential. The voltages at the differential input stage of the op-
erational amplifier vary with this change in diode voltage due to mismatch,
which in the case of an increased differential voltage will cause an increased
output voltage in the operational amplifier, reducing the output current and
thus introducing positive variation into the reference voltage. With a de-
creasing differential voltage due to diode mismatch, the output reference
voltage has a negative variation from the mean.
Active resistors take up significantly less area compared to passive re-
sistors; however, they are more susceptible to process variations, especially
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in low-power applications where subthreshold operation is typical. Further-
more, active based resistors and capacitors contain non-linear characteris-
tics. In precision applications, it is wise to design using passive devices.
With regards to resistor matching, it is important to only use one type
of resistor and a unit length for that resistor [15]. Additionally, it is wise to
make use of resistor ratios rather than absolute values of resistance, as ratios
are much more resistant to process variation when compared to individual
values of resistance. This is due to the proximity effect [15]. That is, the
process gradients tend not to change very much in a local area. Furthermore,
dummy resistors can be used around the edges of the device to mitigate
edge effects. The nodes of the dummy devices can be tied to ground or the
power supply rail. This method of reducing mismatch can also be applied
to capacitors, BJTs, and MOSFETs. Guard rings can also be employed to
reduce the impact of substrate noise on the circuit. Similar to the dummy
devices, it is best not to leave the nodes floating. Nodes can be tied to ground
or the power supply rail.
Connecting several resistors in parallel decreases the mismatch associ-
ated with the equivalent resistance; four parallel unit resistors can reduce
mismatch by half [15]. This can only be done to a certain extent before
larger sets of parallel combinations do not yield high returns due to the pres-
ence of systematic offset. Eventually spatial gradients will dominate when
random mismatch is reduced [15]. Methods to reduce spatial gradients must
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then be put to use. These methods include common centroid layout and in-
terdigitation. Several parallel and series combinations can be used to reduce
the systematic offset; the correct placement of the devices in relation to one
another will reduce the impact of spatial gradients.
5.13 Higher Order Curvature Correction
The parabolic temperature dependence can be attributed to the higher
order temperature dependencies embedded within mobility. The proposed
compensation network minimizes the variation of these higher order tem-
perature dependencies.
Figure 5.16: Higher Order Curvature Correction Schematic
PSR is greatly reduced due to the near unity gain inversion stage in the
compensation network. PSR of the compensation network in figure 5.16
can be increased by removing the diode connected device M2 by biasing it
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through a constant transconductance block. Equation 5.23 below shows the
potential drawback of this: it may result in a non-unity gain inversion as a
result of mismatched transconductances. Aside from poor PSR, the other
design tradeoff is increased power dissipation. The higher order correction
circuit inverts the concavity of the input reference. The input reference and
the inverted input reference are halved and then summed together. With the
principle of superposition, the halved inverted reference added to the halved
input reference ideally results in the reference voltage with no dependence
on temperature. Appendix D shows the derivation of the resistor ratios of
the output block.





5.14 Generalized Bandgap Design Methodology
1. Theoretical Analysis of the Bandgap
• Derive output reference voltage
• Take the derivative of the output reference voltage, equate to zero,
and solve for important ratios
2. Simulation for Process Parameters
• Simulate for parameters such as ∂VSG∂T
3. Solve for Resistor Ratios
• Optimize for power and area
• Optimize for process and mismatch variation
4. Simulate VDD vs. Vref Graph
• Ensure that there are no voltage headroom limitations on the bandgap
5. Sweep Temperature to Verify the Output Reference
6. Histogram Plots of all Important Voltages Over Corner Extremes and
Monte Carlo
• Current Mirror VSG
• Differential Input VSD
• Amplifier Current Mirror
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• Amplifier Active Load
• Output Reference Voltage
7. Transient Analysis
• Ensure start-up
• Inject noise to ensure stability




Cadence tools were used to simulate and verify theoretical analysis of
both the FinFET bandgap at the 14-nanometer node, and the planar CMOS
bandgap at the 45-nanometer node. The same bandgap was implemented
and optimized for each process. This was done to allow for a comparison
between traditional CMOS and FinFET technologies.
6.1 14-nm Drain Voltage Equalization CM Bandgap
The FinFET-based bandgap was simulated using several different meth-
ods in order to properly verify the functionality and robustness of the circuit.
PVT analysis, Monte Carlo analysis, DC sweep analysis, transient analysis,
and AC analysis were all used in the verification of the design.
6.1.1 PVT Results
After successful completion of the nominal simulations, the PVT simu-
lations were performed as a way to ensure that the bandgap would function
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as expected when subjected to process variations during the fabrication of
the device. Figure 6.1 shows the corresponding reference voltages for the
process extremes. Process variations were selected as nn, ss, ff, sf, and fs.
The first letter is reserved for the NMOS corner and the second is reserved
for the PMOS corner. The n corner is nominal, s is slow, and f is fast. Aside
from nn, the other four corners are what the manufacturer has deemed to be
the 3σ limits of expected process variations. Power supply variations were
set as ± 10% and the temperature range was set as -20◦C to 125◦C.
Figure 6.1: 14 nm Reference Voltage PVT Variations
The majority of the PVT traces operated as expected. They were rela-
tively flat excluding higher order parabolic temperature dependencies. How-
ever, several corners began increasing at higher temperatures at the slow
NMOS corner, raising the TC of the output reference for that corner. This
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was attributed to voltage headroom issues at high temperatures. The gate-
to-source voltage of the NMOS active load diode decreased with increasing
temperature to the point where the active load performance degraded. The
gain degradation of the error amplifier also introduced TC nonlinearities in
the output reference. This introduced input-referred offset within the error
amplifier resulting in a PTAT error in the output reference voltage. This
problem was exacerbated as channel lengths were increased; therefore, it
was imperative to find an optimal gate length with respect to voltage head-
room and device mismatch. If channel lengths are increased without main-
taining the aspect ratio, the drain current decreases and with less current
flowing through the active load diode, the VGS drops quicker, increasing the
PTAT error introduced into the output reference.
6.1.2 Monte Carlo Results
Monte Carlo analysis was performed to assess the impact of process vari-
ation and device mismatch. PVT analysis does not account for device mis-
match and only simulates the process extremes. There were three corner
cases that were used within the Monte Carlo analysis which were the three
power supply corners (0.9VDD, VDD, and 1.1VDD). For each of the three
corners of the analysis 100 Monte Carlo runs were simulated.
Figure 6.2 shows that the temperature coefficient was relatively insensi-
tive to process variation. The output reference exhibits curvature uniformity.
This was expected since the TC was set by resistor ratios, not an individual
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value of resistance, which was more stable when subjected to variations.
Figure 6.2: 14 nm Reference Voltage Monte Carlo Analysis
Initially, there were many dropouts when running Monte Carlo simula-
tions. The bandgap current mirror must be sized appropriately, that is, the
channel length must be made longer and possibly self-cascoded. The error
amplifier must be sized properly, the channel length must be increased for
the differential input pair, the second stage bias mechanism, and the diode
load of the first stage to minimize voltage headroom requirements, ensuring
all devices remain in saturation.
The dropouts occur in the bandgap current mirror when the drain-to-
source voltage falls below the minimum voltage required for saturation. The
current mirror no longer works properly—resistance drops and current is not
mirrored properly. This causes issues with the TC as well as the DC oper-
ating point of the reference voltage. For the amplifier, the input pair, diode,
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and current source drop in resistance, so the gain falls drastically which
will in turn alter the reference voltage. It was noted that by increasing the
channel lengths of the current mirror, the number of dropouts reduced and
variation of the reference voltage was reduced, which aligned with expected
results.
From Figure 6.2 it can be seen that the bandgap is relatively insensitive to
temperature changes, but the average reference voltage varies significantly.
Bandgaps are temperature independent, but they are not independent of pro-
cess, voltage, and mismatch effects. Therefore, it is imperative to reduce
these effects as much as possible.
6.1.3 VDD vs. Vref
The output reference graph with respect to power supply is an impor-
tant simulation that should be used to verify that the bandgap has sufficient
voltage headroom. Figure 6.3 shows the required supply voltage for proper
operation of the bandgap reference with the resistive trim network. Figure
6.4 shows a similar graph; however, it is for the MOS-based trim network.
This analysis should be done for both the 45 worst case corners as well as the
300 run Monte Carlo analysis to ensure all runs have sufficient headroom.
From Figure 6.3, it can be seen that the minimum supply voltage re-
quired to satisfy the voltage headroom requirements is approximately 600
mV. Once voltage headroom requirements were met, the reference voltage
did not significantly change with respect to further increases in the power
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supply voltage. This implies that the magnitude of the bandgap PSR is rel-
atively high.
Figure 6.3: 14 nm Voltage Headroom with the Resistive Trim Network
Figure 6.4 shows that with the MOS trim network, it requires less volt-
age headroom as a result of removing the series-connected resistive trim
network. The minimum supply voltage required to satisfy the voltage head-
room requirements in the MOS trim configuration is approximately 525 mV.
Unlike the resistive trim network, several corners significantly increased at
high supply voltages. The MOS trim network creates several parallel MOS
devices from the power supply to the reference voltage which reduces the
impedance of the output branch, thus lowering the magnitude of the bandgap
PSR. Ultimately, the resistive trim network was chosen for the final design
of the bandgap due to the improved PSR. The design tradeoff was increased
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area due to the passive resistors, and increased voltage headroom require-
ments.
Figure 6.4: 14 nm Voltage Headroom with the MOS Trim Network
6.1.4 PSR Graph
AC analysis was used to generate the PSR graph. By applying a small
amplitude ac sinusoidal source to the power supply, the PSR was mea-
sured as gain from the power supply to the output reference voltage. In
this bandgap implementation, the main areas in which PSR was dictated is
the PMOS current mirrors and the error amplifier. Cascoding the PMOS
current mirrors would significantly improve the PSR; however, this could
not be done due to voltage headroom limitations. Similarly, improving the
error amplifier gain would benefit the overall bandgap PSR. Furthermore,
pre-regulation could also be used to improve PSR but this would introduce
a voltage drop on the supply which would negatively impact the issue of
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voltage headroom. A simple RC filter was used as a way to increase the
magnitude of the PSR; however, the drop across the resistor resulted in ref-
erence voltage dropouts within Monte Carlo simulations. Even though this
method provided a 3 dB increase in PSR, it was not implemented in the final
bandgap design due to the introduced voltage headroom limitations.
Figure 6.5: 14 nm PSR Graph
Figure 6.5 shows the 14 nm bandgap PSR response. At DC the bandgap
attenuates signals from the path of the power supply to the output reference
voltage. As frequency increases, the magnitude of attenuation decreases
until the peak of approximately unity PSR. The DC gain of the error am-
plifier should be improved in order to improve the bandgap PSR at low fre-
quencies since cascoding cannot be used. Additionally, improving the gain-
bandwidth product of the amplifier will improve the high frequency PSR.
It is critical to increase the magnitude of attenuation at high-frequencies as
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most dynamic circuits such as PLLs or clock networks inject noise with fre-
quency content near the carrier frequency. It is desirable to have an adequate
PSR at high-frequencies, since the majority of noise injected on the bandgap
power supply will consist of high-frequency content.
Increasing the lengths of the PMOS current mirrors will shift the sec-
ond pole location to a lower frequency resulting in an improvement in the
worst case PSR since the first pole cancels out the zero and the second pole
introduces a negative 20 dB/decade slope.
6.1.5 Transient Analysis
Transient analysis to verify start-up is typically done to ensure that the
bandgap reference start-up circuit turns on and settles within a specified
margin. It also ensures that the bandgap is stable. The DC analysis provides
the correct DC solution even if the bandgap is not stable. Transient analysis
is one of several ways to ensure that the circuit will always be stable when
subjected to process variation and device mismatch.
Figure 6.6 shows the start-up analysis of the 14 nm bandgap. The power
supply was ramped from 0 V to VDD and an initial condition was placed
on the bandgap to ensure that it was off at the beginning of the ramp. The
corners that were most likely to fail the start-up analysis were the cold tem-
perature, slow corners. All traces properly started due to the leakage start-up
method implemented in the bandgap. It can also be seen that the bandgap
is stable as all traces settled and did not oscillate. A stability analysis was
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successfully conducted using the stb analysis tool to verify stability.
Figure 6.6: 14 nm Transient Start-Up Analysis
Figure 6.7 shows the digital transient switching of the 64 different com-
binations of resistors within the trim network. There is a slight loss of uni-
formity in step size that results from the series-parallel combination of re-
sistors; however, this tradeoff was acceptable as it allowed for trimming to
increase and decrease the reference voltage.
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Figure 6.7: 14 nm Digital Trim Network Switching
6.1.6 Trim Results
There were two different trim networks that were designed and simulated
for the bandgap: the six-bit resistive trim network and the six-bit MOS trim
network. The performance of the resistive trim network was more accurate
compared to the MOS trim network at the expense of area and voltage head-
room. Ultimately, the resistive trim network was selected to ensure the TC
of the bandgap was minimized.
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Figure 6.8: 14 nm 6-Bit Resistive Trim Network
Figures 6.8 and 6.9 show the results of trimming a single reference volt-
age. In both cases, the TC does not significantly change with the 64 trim
codes. However, it can be seen that the resistive trim network had a sig-
nificantly lower temperature coefficient when compared to the MOS trim
network. The trim range of the resistive network was 204.1 mV, which
was triple the trim range of the MOS network. The resistive trim network
provided higher accuracy in terms of temperature coefficient as well as the
safety factor of having a larger trim range which would be useful if the
reference voltage was significantly different from what was expected after
fabrication.
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Figure 6.9: 14 nm 6-Bit MOS Trim Network
6.2 Higher Order Compensation
The equation for drain current in a subthreshold MOSFET diode has
a dependence on mobility. There are higher order temperature dependen-
cies embedded within mobility that are not canceled out by the linear PTAT
and CTAT components. The best case TC that was obtained for the 14 nm
bandgap was 66.46 PPM◦C , for applications that require more precise refer-
ences, higher order compensation is an absolute necessity.
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Figure 6.10: 14 nm Compensation Comparison
Figure 6.10 shows the comparison of the results of the uncompensated
and compensated output reference voltages. The proposed compensation
network passed 300 runs of Monte Carlo and was found to be relatively in-
sensitive to process and mismatch variations. The design tradeoff associated
with this higher order compensation network is reduced attenuation of low-
frequency power supply noise (PSR) and increased power dissipation. An-
other benefit of this compensation network is that it does not reduce the op-
erating temperature range of the bandgap. Second-order piecewise compen-
sation networks shorten the operating temperature range because the output
reference voltage begins to rapidly increase at the temperature extremes as
a result of the addition of the piecewise compensation network.
Leakage through the MOS capacitor and the second stage MOS gate was
86
significant enough to introduce offset in the output amplifier of the compen-
sation network. The compensation network required low offset for accuracy.
This issue was fixed by attaching a dummy MOS capacitor and a dummy
second stage to balance the gate leakages in the two branches of the differ-
ential stage. An isolation buffer was used at the output of the bandgap to
ensure that the compensation network did not introduce an unwanted tem-
perature coefficient by drawing current. Another isolation buffer was used
at the output of the concavity inversion block which served two purposes,
to eliminate current draw from M2 and to provide a symmetric input load to
both R1 resistors.
The results shown in Figure 6.10 imply that it is important to invest effort
in higher order compensation for a high-performance voltage reference.
6.3 45 nm Drain Voltage Equalization CM Bandgap
The design of the 45 nm bandgap reference was completed to allow for
comparison of a similar design in FinFET technology (14 nm) and planar
CMOS technology (45 nm). The comparison of the bandgaps show that the
better design was the 14 nm node. Even with a lower power supply voltage
and smaller minimum gate length, the design process was easier at the 14
nm node and the performance exceeded the bandgap at the 45 nm node.




Comparing the PVT results of the two bandgaps, the FinFET bandgap
output reference voltage did not vary as much from trace to trace. The
results of the 45 nm bandgap PVT simulation in figure 6.11 show that the
TC of the 45 nm reference varies more significantly than the 14 nm bandgap.
Figure 6.11: 45 nm Reference Voltage PVT Variations
6.3.1 Monte Carlo Results
The analysis shown in Figure 6.12 for the 45 nm bandgap once again
shows increased variation of trace-to-trace output reference voltage. The
TC also varies significantly across Monte Carlo. The TC has higher order
nonlinear components that are not present in the 14 nm bandgap. The 14
nm bandgap trace appears to be parabolic in nature whereas the trace of
the 45 nm bandgap inverts concavity approximately halfway through the
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temperature sweep.
Figure 6.12: 45 nm Reference Voltage Monte Carlo Analysis
6.3.2 VDD vs. Vref
The 45 nm process is a 1 V process, the design was simulated at 0.9
V, 1 V, and 1.1 V. The minimum voltage headroom required is 900 mV
which can be seen in the VDD vs. Vref plot shown by Figure 6.13. The
FinFET architecture had an additional 100 mV of voltage headroom which
provided extra headroom for the process extremes. Once the supply voltage
reached the minimum value required for the output reference to flatten off,
the reference did not significantly increase with further increases in power
supply voltage. The slope of the reference past VDD,min was greater in the
45 nm bandgap compared to the 14 nm bandgap. This implies that the PSR
of the 14 nm bandgap outperforms that of the 45 nm bandgap.
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Figure 6.13: 45 nm Voltage Headroom with the Resistive Trim Network
6.3.3 PSR Graph
Figure 6.14: 45 nm PSR Graph
The PSR of the 45 nm bandgap was significantly worse when compared
to the 14 nm bandgap. Figure 6.14 shows the PSR response. The DC PSR
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value is almost 20 dB higher than the 14 nm bandgap and the worst case
PSR value is approximately 10 dB higher than the worse case of the 14 nm
bandgap. The only redeeming factor of the PSR plot at 45 nm node is the
fact that the worst-case PSR occurs at a higher frequency.
6.3.4 Transient Analysis
The transient analysis of the 45 nm reference shown in Figure 6.15 veri-
fies that all traces start up as expected and the output reference is stable. The
transient start-up analysis was conducted similarly to the 14 nm bandgap. A
power supply was ramped up from 0 V to VDD with an initial condition on
the bandgap to ensure it was initially off.
Figure 6.15: 45 nm Transient Start-Up Analysis
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6.3.5 Trim Results
The results of the resistive trim network analysis are shown in Figure
6.16. In the case of the 45 nm bandgap, the output TC does have a slight
dependence on the various combinations of the resistive trim network. This
was attributed to the fact that the voltage headroom is 100 mV lower than
in the 14 nm bandgap. Additionally, the traces are not as evenly spaced out
when compared to those of the 14 nm bandgap resistive trim network.
Figure 6.16: 45 nm 6-Bit Resistive Trim Network
6.4 Layout Comparison
Figure 6.17 shows the comparison of the BJT and MOS diode layouts.
Figure 6.17.a.a shows the equivalent nine BJT diodes required for a typical
BJT-based bandgap implementation and 6.17.a.b shows the finalized imple-
mentation of the two MOS diodes in the FinFET bandgap. It is apparent
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that the MOS diode greatly reduces the required area of a bandgap. Fur-
thermore, the BJT devices shown in the figure are minimum sized devices.
To properly conduct current larger BJTs must be used. One such imple-
mentation of a BJT-based bandgap [2] used 81 BJT devices for the diodes.
As power supply voltages continue to decrease to accommodate decreasing
minimum gate lengths more BJT diodes will be required to conduct cur-
rent. At a certain point it will no longer be feasible to design using BJT
diodes. It is imperative to invest effort into MOS diode-based implementa-
tions of bandgaps. Figure 6.17.b.a shows the drastic increase in BJT area
while 6.17.b.b shows that the area of the MOS device did not change.
(a) 14 nm Layout Comparison (b) Scaled BJT Layout
Figure 6.17: Layout Comparisons
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6.5 Comparative Bandgap References
Specifications [Current Work (14 nm)] [Current Work (45 nm)] [2] [16]
Technology Node [nm] 14 45 65 130
VDD,nom [V] 0.8 1 1 1.2
VDD,min [V] 0.6 0.9 - -
Vref,min [mV] 370.5 507.2 650 290.3
Vref,avg [mV] 412.2 572.9 - -
Vref,max [mV] 458.7 630.5 669.6 416.4
σVref [mV] 17.1 21.5 - -
Vref,TrimRange [mV] 204.1 85 - -
TCmin [PPM◦C ] 66.46 65.21 - -
TCavg [PPM◦C ] 153.6 138 251.0 240
TCmax [PPM◦C ] 230.2 267.8 - -
σTC [PPM◦C ] 19.19 39.33 - -
TCcomp [PPM◦C ] 6.25 - - -
Pdissipation,avg [µW] 48.8 50.6 37.0 0.9
tramp,min [µs] 30 50 10,000 50
Av [dB] 43.5 - - 89.6
PSR60Hz[dB] -42 -22.9 - -
Area [µm x µm] - - 202.2x198.1 90x60
Temperature Range [C] -20 to 125 -20 to 125 -40 to 125 0 to 100
Table 6.1: Bandgap Results and Comparison
Comparing the four bandgaps in Table 6.1, the current works and [16]
use subthreshold MOSFET devices; however, the current work at the Fin-
FET node is at a significantly smaller technology node and power supply
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voltage. Due to licensing issues, layout could not be performed in the Fin-
FET technology. It can be seen that even though [16] is at a larger technol-
ogy node, the total area is less than that of [2]. The estimated area of the
current work at the FinFET node was approximately half that of the other
MOS bandgap [16]. Of all four references, the current work of the Fin-
FET bandgap had the lowest average temperature coefficient, for both the
compensated and uncompensated reference.
The Bohannon version of the Banba bandgap had a TC of 251.0 ppm/◦C
and 2.1% total variation. The Bohannon bandgap works properly once the
supply voltage is greater than 0.9 volts. The temperature range that was
considered for the design was -40◦C to 125◦C. The 14 nm design had an
average TC of 153.6 ppm/◦C and had an operational temperature range of
-20◦C to 125◦C. The minimum operating voltage was 300 mV lower than
the Bohannon bandgap. These results clearly show that the implementation
using MOS diodes is vastly superior to the BJT implementation as supply
voltages continue to scale.
The power supply voltage of the 14 nm reference was 200 mV lower
than the 45 nm reference and the FinFET bandgap was still able to outper-
form the planar CMOS bandgap. While the 45 nm bandgap had a lower
average TC when compared to the 14 nm bandgap, the standard deviation
was nearly double. This implies that the TC after fabrication of the 45 nm
reference would not be as well controlled as the 14 nm reference. This was
also the case with output reference voltage. The 45 nm reference had nearly
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double the standard deviation compared to the 14 nm reference. Addition-
ally, another reason as to why the average TC of the 45 nm reference is
lower than the 14 nm reference is due to the fact that the reference voltage
is approximately 100 mV greater. The change in voltage of a single trace
was comparable in both bandgaps however, with a higher average reference




The primary focus of this thesis was to create a bandgap using subthresh-
old FinFET diodes at the 14 nm node to address voltage headroom limita-
tions. The same design was also created at the 45 nm node to allow for a
direct comparison between planar CMOS and vertical double gate technolo-
gies.
A simple-two stage amplifier was chosen for the error amplifier in an
effort to minimize the required voltage headroom. The main drawback of
this topology was limited gain since cascoding could not be used due to the
low supply voltage.
The MOSFET bandgap operated properly with a minimum supply volt-
age of 0.6 V for the resistive trim configuration and 0.5 V for the MOS-
based trim configuration. While there was significant variation in the output
reference due to process variations, the use of a trimming network was jus-
tified by the drastic reduction in area. The minimum temperature coefficient
was 66.46 PPM◦C . The average temperature coefficient of the higher order
correction method was 6.25 PPM◦C . Comparing the various bandgap designs,
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it was clear that overall, the design in the FinFET process was superior to
the BJT based bandgap and the planar CMOS bandgap.
Overall, this thesis shows that it may be necessary to design bandgaps
using techniques, such as subthreshold diodes, to reduce the required volt-
age headroom and a FinFET process may be needed to achieve the required
performance specifications.
7.1 Transition From Planar CMOS to FinFET
The transition from planar CMOS to FinFET was relatively easy. The
benefits offered by the FinFET structure allowed for the implementation of
a high-performance bandgap reference. The device variation of the design
at the 45 nm node was more significant than the device variation of the
FinFET bandgap. Table 6.1 shows the standard deviations associated with
the TC and the output reference. In both cases the 45 nm bandgap exhibited
a wider spread. This seems to imply that designs in a FinFET technology
may have higher yield due to the lower variance.
The main reasons as to why it was easier to design in the FinFET process
were reduced CLM and higher intrinsic gain. Reduced CLM allowed for
better matching of the PMOS current mirrors in the bandgap. Mismatched
current mirrors introduced TC non-linearities. Higher intrinsic gain implies
that a two-stage error amplifier has a higher gain in the FinFET process
compared to the 45 nm CMOS process. This led to improvements in the
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TC by ensuring that the drain voltages of the PMOS current mirrors were
equivalent. The improved error amplifier gain also led to improvements in
the PSR of the bandgap. Reduced CLM is associated with intrinsic gain in
the sense that as CLM effects decrease, the output resistance of a MOSFET
in saturation increases which, in turn, improves the gain of the device. This
increase in output resistance also aids in improving the bandgap PSR.
7.2 Future Work
Future work should be performed to reduce bandgap variation by invest-
ing effort in process-insensitive diode feedback circuits. The higher order
compensation network would benefit from pre-regulation to improve PSR.
The error amplifier should be redesigned to include a rail-to-rail constant
transconductance input to improve operation since the common-mode volt-
age puts the differential input close to subthreshold operation. Additionally,
a fully differential cascoded topology should be investigated. A fully dif-
ferential cascode stage would eliminate any diode-connected devices which
greatly increase the minimum voltage required for operation. The cascoded
amplifier would provide higher gain which would improve the PSR of the
bandgap.
Lastly, an all-MOS bandgap with no resistors should be explored as that
would allow for reduced voltage headroom, especially at extremely low cur-
rents. The Vov required for saturation in subthreshold conduction is only
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several φt. An all-MOS bandgap would have a significant reduction in area
since passive resistors require a significant amount of space.
7.3 Implications
This thesis shows that FinFET devices can and should be used at aggres-
sive submicron technology nodes for optimal circuit performance. Further-
more, as technology continues to scale down, it is important to continue
exploring other methods that can be used to reduce the required voltage
headroom of a circuit. This thesis shows that it is possible to replace BJT
diodes with MOS diodes without degradation of circuit performance. MOS
diodes in subthreshold operation offer two benefits: reduced power dissi-
pation and reduced voltage headroom. The drawback of the MOS diode is
increased sensitivity to process variation.
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Appendix A
Derivation of Resistor Ratios for the DVECM
Bandgap
The derivation of the resistor ratios is exactly the same as the derivation
of the resistor ratios in the Bohannon bandgap because the MOS diodes
operate the same as the BJT diodes.






















R2 = R3; IR2 = IR3; I1 = I2 = I3 (A.7)
IR4 = IR1 + IR3 + 2IR3 = IR1 + 3IR3 (A.8)






















































This equation theoretically provides a ZTAT output reference for the
bandgap. Starting with (A.13), the resistor ratio K can be solved for.
K =
MVref
3VSG1 +Mφtln(N) − 3Vref
(A.17)
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However, if Vref is greater than VT , the diodes will not be in weak in-
version and there will be significant non-linear temperature dependencies.






















The FinFET is a symmetric vertical double gate device which implies
































































∆VGS = φtln(N) (B.10)
This derivation proves that the MOS diode operating in weak inversion
results in the same equation as the BJT diode for the differential current
density component of the bandgap.
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Appendix C
A Review of the Brokaw Cell
Figure C.1: Brokaw Cell Schematic
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VE1 = 2IC1R2 (C.8)





























The final expression can be written as:




The area ratio between the two devices was set at eight, which is typical.
This was done because it allows for a better layout design. The resistor value
of R1 was selected using equation C.14 below. Notice the significance of





Differentiating the expression for the reference voltage, setting it to zero,











Higher Order Compensation Output Block
Analysis





























Analysis of the Error Amplifier Helper
Device


























Therefore, when a dropout occurs due to the VGS of the active load diode
dropping to zero at cold temperatures, ID8 injects current through M1 and
into the diode M3. Equation E.4 shows that the injected current would raise
the active load diode VGS, pushing it back into the proper operating state.
In the event that the VSD of the input pair falls significantly, ID8 turns
on and begins clamping VS towards the rail, raising VSD by increasing the
source voltage of the input pair.
When the bandgap is in the correct state, the helper device is in weak to
moderate inversion where the off-current does not have a significant contri-
bution to the amplifier.
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